會員登錄
軟體搜尋
您的位置： 網站首頁 >> 程式軟體光碟 >> Linux系統 >> 商品詳情
商品詳情
|
商品編號：CB21052 碟片數量：1片 銷售價格：200 瀏覽次數：26994 
【轉載TXT文檔】 |
您可能也喜歡：
CB17436--NextReports Designer v3.0 Linux 英文正式版(報告快速創建/設計工具軟體)
CB26619--Corel AfterShot Pro v2.1.0.40 MacOSX Linux 專業數碼照片管理和處理軟體 英文破解版
DVDP1092--Mathworks Matlab R2016b for Linux 64bit 強大的數學軟體 英文破解版(1DVD9+1DVD 此片售價380元)
CB10968--英代爾高性能多媒體函數庫(英代爾IPP)的密碼學函數庫 英文正式版 Intel Cryptography for Integrated Performance Primitives v5.3.4.080 LINUX EM64T-TBE
CB10991--讓你在網路上分享與尋找檔案的軟體 英文正式版 LimeWire Pro v4.18.6 Linux Retail-ZWT
商品描述
HDL Works HDL Design Entry EASE v7.4 R4 for Linux and Windows 電路設計軟體 英文破解版
破解說明:安裝完成後，請將光碟 \Crack目錄下的檔案，複製到主程式的
安裝目錄內中，並覆蓋, 即可破解!
軟體簡介:
EASE可提供對VHDL、Verilog、FPGA和ASIC的混合語言等電路設計輸入最佳環境，當完成設
計後，允許使用者自行選擇自己喜歡，由EASE提供獨立的合成與模擬工具。在市場上，EAS
E提供最直覺的設計輸入環境，而且不管是對初學者或進階者，提供HDL設計所需的特性，可
選擇文字方式或圖形方式進行設計，EASE會自動依你選擇的編程語言將圖形轉換成對應的HDL
語言。
英文說明:
EASE offers the best of both worlds with your choice of graphical or
text based HDL entry. You don?t need to be a master of either Verilog
or VHDL. When you're creating a new design, just enter your design using
your mix of graphics and text. EASE automatically generates optimized
HDL code for you in the selected language - VHDL or Verilog. Industry
standard version control environments deal with design and configuration
management enabling multiple users to work simultaneously on one EASE
project.
Features & Benefits
- Graphical design environment with automated generation of hierarchical
VHDL or Verilog code
- Push-button import of legacy Verilog or VHDL designs and extraction of
graphical hierarchy
- Adheres to state of the art Windows look and feel for intuitive operation
- Standards compliant (IEEE-1076-87&93 VHDL and IEEE-1364 Verilog)
- True multi-user design environment and associated version control,
managed by a sophisticated design environment browser
- Integrates smoothly with the industry's most popular simulators and
synthesis tools
- Platform independent database
- Integrated HDL language editor
- Hot error reporting
破解說明:安裝完成後，請將光碟 \Crack目錄下的檔案，複製到主程式的
安裝目錄內中，並覆蓋, 即可破解!
軟體簡介:
EASE可提供對VHDL、Verilog、FPGA和ASIC的混合語言等電路設計輸入最佳環境，當完成設
計後，允許使用者自行選擇自己喜歡，由EASE提供獨立的合成與模擬工具。在市場上，EAS
E提供最直覺的設計輸入環境，而且不管是對初學者或進階者，提供HDL設計所需的特性，可
選擇文字方式或圖形方式進行設計，EASE會自動依你選擇的編程語言將圖形轉換成對應的HDL
語言。
英文說明:
EASE offers the best of both worlds with your choice of graphical or
text based HDL entry. You don?t need to be a master of either Verilog
or VHDL. When you're creating a new design, just enter your design using
your mix of graphics and text. EASE automatically generates optimized
HDL code for you in the selected language - VHDL or Verilog. Industry
standard version control environments deal with design and configuration
management enabling multiple users to work simultaneously on one EASE
project.
Features & Benefits
- Graphical design environment with automated generation of hierarchical
VHDL or Verilog code
- Push-button import of legacy Verilog or VHDL designs and extraction of
graphical hierarchy
- Adheres to state of the art Windows look and feel for intuitive operation
- Standards compliant (IEEE-1076-87&93 VHDL and IEEE-1364 Verilog)
- True multi-user design environment and associated version control,
managed by a sophisticated design environment browser
- Integrates smoothly with the industry's most popular simulators and
synthesis tools
- Platform independent database
- Integrated HDL language editor
- Hot error reporting