會員登錄
軟體搜尋
您的位置: 網站首頁 >> 程式軟體光碟 >> Linux系統 >> 商品詳情
商品詳情
商品編號:CB23783 碟片數量:1片 銷售價格:200 瀏覽次數:24533 【轉載TXT文檔】 |
您可能也喜歡:
CB23743--SynaptiCAD Product Suite v17.01x LINUX 優秀的測試大規模FPGA 和 ASIC設計軟體 英文破解版
CB16603--Anthemion Software DialogBlocks v4.36 Linux 英文正式版(資源編輯器)
CB16506--VariCAD 2010 v1.04 Linux 英文正式版(機械工程師用的3D/2D CAD設計軟體 完成3D建模及2D草圖繪製)
CB16885--DbVisualizer v6.5.12 Linux 英文正式版(跨平臺的資料庫工具)
CB23913--TrackStudio Enterprise v4.0.17 Linux 超配置的缺陷/問題跟蹤軟體 英文破解版
商品描述
HDL Works HDL Design Entry EASE v7.4 R8 for Linux and Windows 電路設計輸入最佳軟體 英文破解版
破解說明:安裝完成後,請將光碟 \Crack目錄下的檔案,複製到主程式的
安裝目錄,並覆蓋, 即可破解!
軟體簡介:
EASE可提供對VHDL、Verilog、FPGA和ASIC的混合語言等電路設計輸入最佳環境,
當完成設計後,允許使用者自行選擇自己喜歡,由EASE提供獨立的合成與模擬工
具。在市場上,EASE提供最直覺的設計輸入環境,而且不管是對初學者或進階者
,提供HDL設計所需的特性,可選擇文字方式或圖形方式進行設計,EASE會自動依
你選擇的編程語言將圖形轉換成對應的HDL語言。
EASE offers the best of both worlds with your choice of graphical or
text based HDL entry. You don need to be a master of either Verilog
or VHDL. When you're creating a new design, just enter your design using
your mix of graphics and text. EASE automatically generates optimized
HDL code for you in the selected language - VHDL or Verilog. Industry
standard version control environments deal with design and configuration
management enabling multiple users to work simultaneously on one EASE
project.
Features & Benefits
- Graphical design environment with automated generation of hierarchical
VHDL or Verilog code
- Push-button import of legacy Verilog or VHDL designs and extraction of
graphical hierarchy
- Adheres to state of the art Windows look and feel for intuitive operation
- Standards compliant (IEEE-1076-87&93 VHDL and IEEE-1364 Verilog)
- True multi-user design environment and associated version control,
managed by a sophisticated design environment browser
- Integrates smoothly with the industry's most popular simulators and
synthesis tools
- Platform independent database
- Integrated HDL language editor
- Hot error reporting
破解說明:安裝完成後,請將光碟 \Crack目錄下的檔案,複製到主程式的
安裝目錄,並覆蓋, 即可破解!
軟體簡介:
EASE可提供對VHDL、Verilog、FPGA和ASIC的混合語言等電路設計輸入最佳環境,
當完成設計後,允許使用者自行選擇自己喜歡,由EASE提供獨立的合成與模擬工
具。在市場上,EASE提供最直覺的設計輸入環境,而且不管是對初學者或進階者
,提供HDL設計所需的特性,可選擇文字方式或圖形方式進行設計,EASE會自動依
你選擇的編程語言將圖形轉換成對應的HDL語言。
EASE offers the best of both worlds with your choice of graphical or
text based HDL entry. You don need to be a master of either Verilog
or VHDL. When you're creating a new design, just enter your design using
your mix of graphics and text. EASE automatically generates optimized
HDL code for you in the selected language - VHDL or Verilog. Industry
standard version control environments deal with design and configuration
management enabling multiple users to work simultaneously on one EASE
project.
Features & Benefits
- Graphical design environment with automated generation of hierarchical
VHDL or Verilog code
- Push-button import of legacy Verilog or VHDL designs and extraction of
graphical hierarchy
- Adheres to state of the art Windows look and feel for intuitive operation
- Standards compliant (IEEE-1076-87&93 VHDL and IEEE-1364 Verilog)
- True multi-user design environment and associated version control,
managed by a sophisticated design environment browser
- Integrates smoothly with the industry's most popular simulators and
synthesis tools
- Platform independent database
- Integrated HDL language editor
- Hot error reporting