會員登錄
軟體搜尋
您的位置： 網站首頁 >> 程式軟體光碟 >> Linux系統 >> 商品詳情
商品詳情
|
商品編號：CB23783 碟片數量：1片 銷售價格：200 瀏覽次數：28830 
【轉載TXT文檔】 |
您可能也喜歡：
CB8310--Dolphin SMASH v5.10.1 LINUX-Lz0 英文正式版(混合信號兼顧多層次類比軟體)
CB10743--UNIX ’tail -f’ 命令工具 監視檔變化和即時顯示變化 英文正式版 Tail4Win v3.5.1.29
CB0010-2--百資科技 Linpus Linux V8.0 繁體中文正式版 2cd
CB1482--LindowsOS Full Edition 4.5.316 英文"程式開發"光碟正式版(客戶端作業系統)
CB1686--Computer Associates BrightStor ARCserve Backup V9.0 for Linux 英文光碟正式版(模型建製)
商品描述
HDL Works HDL Design Entry EASE v7.4 R8 for Linux and Windows 電路設計輸入最佳軟體 英文破解版
破解說明:安裝完成後，請將光碟 \Crack目錄下的檔案，複製到主程式的
安裝目錄，並覆蓋, 即可破解!
軟體簡介:
EASE可提供對VHDL、Verilog、FPGA和ASIC的混合語言等電路設計輸入最佳環境，
當完成設計後，允許使用者自行選擇自己喜歡，由EASE提供獨立的合成與模擬工
具。在市場上，EASE提供最直覺的設計輸入環境，而且不管是對初學者或進階者
，提供HDL設計所需的特性，可選擇文字方式或圖形方式進行設計，EASE會自動依
你選擇的編程語言將圖形轉換成對應的HDL語言。
EASE offers the best of both worlds with your choice of graphical or
text based HDL entry. You don need to be a master of either Verilog
or VHDL. When you're creating a new design, just enter your design using
your mix of graphics and text. EASE automatically generates optimized
HDL code for you in the selected language - VHDL or Verilog. Industry
standard version control environments deal with design and configuration
management enabling multiple users to work simultaneously on one EASE
project.
Features & Benefits
- Graphical design environment with automated generation of hierarchical
VHDL or Verilog code
- Push-button import of legacy Verilog or VHDL designs and extraction of
graphical hierarchy
- Adheres to state of the art Windows look and feel for intuitive operation
- Standards compliant (IEEE-1076-87&93 VHDL and IEEE-1364 Verilog)
- True multi-user design environment and associated version control,
managed by a sophisticated design environment browser
- Integrates smoothly with the industry's most popular simulators and
synthesis tools
- Platform independent database
- Integrated HDL language editor
- Hot error reporting
破解說明:安裝完成後，請將光碟 \Crack目錄下的檔案，複製到主程式的
安裝目錄，並覆蓋, 即可破解!
軟體簡介:
EASE可提供對VHDL、Verilog、FPGA和ASIC的混合語言等電路設計輸入最佳環境，
當完成設計後，允許使用者自行選擇自己喜歡，由EASE提供獨立的合成與模擬工
具。在市場上，EASE提供最直覺的設計輸入環境，而且不管是對初學者或進階者
，提供HDL設計所需的特性，可選擇文字方式或圖形方式進行設計，EASE會自動依
你選擇的編程語言將圖形轉換成對應的HDL語言。
EASE offers the best of both worlds with your choice of graphical or
text based HDL entry. You don need to be a master of either Verilog
or VHDL. When you're creating a new design, just enter your design using
your mix of graphics and text. EASE automatically generates optimized
HDL code for you in the selected language - VHDL or Verilog. Industry
standard version control environments deal with design and configuration
management enabling multiple users to work simultaneously on one EASE
project.
Features & Benefits
- Graphical design environment with automated generation of hierarchical
VHDL or Verilog code
- Push-button import of legacy Verilog or VHDL designs and extraction of
graphical hierarchy
- Adheres to state of the art Windows look and feel for intuitive operation
- Standards compliant (IEEE-1076-87&93 VHDL and IEEE-1364 Verilog)
- True multi-user design environment and associated version control,
managed by a sophisticated design environment browser
- Integrates smoothly with the industry's most popular simulators and
synthesis tools
- Platform independent database
- Integrated HDL language editor
- Hot error reporting